tree 63c708b0e319514706a49170808a349909c3669b
parent d7582c4a45afff1afe2a171c8020658a4450024c
parent 663ec874a4d25b09d831f3c71fa8ebeae82a5342
author gatecat <gatecat@ds0.me> 1624697039 +0100
committer GitHub <noreply@github.com> 1624697039 +0100
gpgsig -----BEGIN PGP SIGNATURE-----
 
 wsBcBAABCAAQBQJg1ujPCRBK7hj4Ov3rIwAAEWkIAD5AOpBzlJT/jCRa6zdMDkAx
 jgpQpGjLUv0zgtpfvuEJf07nyMSt+QVw0rZFI+0npYh/f8V6100RD3FTTcC0g6VD
 FmDxEGPsYa2T4arBSqNtMd+9vv0rmQOrIpdzqX+YkjWtasHNUTgMRwEfSia7FlDj
 qnguXETSITk9UB34KcImMi69KZdIrVWqZ3qps/vpcARW4g+VH5+oeDoToDYf8T06
 EGV7IWLLE1RqleMufau54idNF3/jMqjnSrai6jkA/x1Zp7w5r8AS5OPa0ySk3D3c
 DzwU3p6qh23PZ4Tb1RM9uhRpoP9Bv5d5BhwgkJH+L4IdA2h6ACIySY08P6IBzMw=
 =r0OX
 -----END PGP SIGNATURE-----
 

Merge pull request #168 from nneonneo/master

Add a tool for automatic bitstream -> Verilog conversion