Sign in
foss-fpga-tools
/
prjtrellis
/
ef3fb4f2ae8fa253cbf6caae1e5baf07236e8257
/
.
/
examples
/
versa5g
tree: a01540974a312339226d02c64976974e6a5b5a00 [
path history
]
[
tgz
]
.gitignore
demo.v
make_14seg.py
Makefile
text.in
versa.lpf