This is a simple test of PS -> PL interface for ZynqUS+.
The PL design “instantiates” the PS8 and uses the PSCLK0-3 fabric clock outputs to drive the PL logic.
TBD
Run make top.bit to generate the bitstream. Upload it to the board AFTER uploading and running PS firmware.