)]}'
{
  "id": "bf52ef90bfda3ac9aecf382d463930a52b95b01c",
  "repo": "prjxray",
  "revision": "0a19140cbe40cbfbc33cc5cc470f50fb978fe1e5",
  "path": "minitests/litex/min_ddr/arty/verilog/top.v"
}