)]}'
{
  "id": "d5bbf5ee598f81c5f9ca91c3dd693df5f8c4e85b",
  "repo": "prjxray",
  "revision": "0a19140cbe40cbfbc33cc5cc470f50fb978fe1e5",
  "path": "minitests/litex_litedram/src.vivado/verilog/mem.init"
}