)]}'
{
  "id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391",
  "repo": "prjxray",
  "revision": "0a19140cbe40cbfbc33cc5cc470f50fb978fe1e5",
  "path": "minitests/litex_litedram/src.vivado/verilog/mem_1.init"
}