)]}'
{
  "id": "edeb125a0fab91da81af802e9f83f9d736b72fd9",
  "repo": "prjxray",
  "revision": "1ddda8f79bb630646403d02ff3f0f97660f0df50",
  "path": "minitests/litex/min/arty/verilog/mem.init"
}