Google Git
Sign in
foss-fpga-tools / prjxray / 2f08afa6ef61be77ce1c1ceadb8f6f3b246d7fd4 / . / minitests / litex / min_ddr / arty / src.yosys / mem.init
Symbolic link to ../verilog/mem.init