)]}'
{
  "id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391",
  "repo": "prjxray",
  "revision": "2f08afa6ef61be77ce1c1ceadb8f6f3b246d7fd4",
  "path": "minitests/litex_litedram/src.vivado/verilog/mem_1.init"
}