)]}'
{
  "id": "7ad03d3510a006efdbe9a5f6ab3b0b899fde85aa",
  "repo": "prjxray",
  "revision": "30e6899bdb3b9b910248127a9fbbc2f22042be56",
  "path": "minitests/litex/min/arty/verilog/mem_2.init"
}