Sign in
foss-fpga-tools
/
prjxray
/
47d92d44f2fd09aebf8f9d1e1a20bb6ecce25b8b
/
.
/
minitests
/
litex
/
min_ddr
/
arty
/
src.yosys
/
mem_1.init
Symbolic link to
../verilog/mem_1.init