)]}'
{
  "id": "6ed8c8fcdf8d5fea80f1b8815ff80227bc1f341b",
  "repo": "prjxray",
  "revision": "5d682fac45c7b52b0ec1a68c68450cee5834bb28",
  "path": "minitests/litex/min_ddr/arty/verilog/VexRiscv_Lite.v"
}