Google Git
Sign in
foss-fpga-tools/prjxray/716f179d7963d7a129eccb62faa2f0e3ad7899ff/./fuzzers/017-clb-precyinit
tree: 72c0aa1dc48c2bf774915ecb7e386d775ee83780
  1. bits.dbf
  2. generate.py
  3. generate.sh
  4. generate.tcl
  5. Makefile
  6. README.md
  7. top.py
fuzzers/017-clb-precyinit/README.md

clb-precyinit Fuzzer

PRECYINIT

Configures the PRECYINIT mux which provides CARRY4's first carry chain input

PRECYINITValue
C0Logic 0
C1Logic 1
AXAX CLB input
CINCarry in from adjacent CLB COUT