Google Git
Sign in
foss-fpga-tools/prjxray/71c3daaced7496c2650ff896d0432d309c2e57a5/./minitests/litex/src.yosys
tree: fc36c41bb7a5193a11ed968a96a125a83e49e3da
  1. Makefile
  2. mem.init
  3. mem_1.init
  4. missing_bit_report.py
  5. synth.ys
  6. top.tcl
  7. top.v
  8. top.xdc
  9. VexRiscv_Linux.v
Powered by Gitiles| Privacy| Termstxt json