)]}'
{
  "id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391",
  "repo": "prjxray",
  "revision": "781c535ddec382b8fc3323e4ad8a4f220f96b47a",
  "path": "minitests/litex/min/arty/verilog/mem_1.init"
}