)]}'
{
  "id": "84007bb9cba7c16106272463ae99857bf26949c0",
  "repo": "prjxray",
  "revision": "86bff48f0ca704259b61b54e6a41556068e435ff",
  "path": "minitests/litex/min/arty/verilog/top.v"
}
