)]}'
{
  "id": "6ed8c8fcdf8d5fea80f1b8815ff80227bc1f341b",
  "repo": "prjxray",
  "revision": "88bae6209028580fe408ed4cc725e73342c52ad4",
  "path": "minitests/litex/min_ddr/arty/verilog/VexRiscv_Lite.v"
}