)]}'
{
  "id": "d5e10db0b60bf3b1d8f585abc697f0feac3dacf0",
  "repo": "prjxray",
  "revision": "90b0dd44f2de8efafca3f6591589ee8bdde266bf",
  "path": "minitests/litex/min_ddr/arty/verilog/mem.init"
}