)]}'
{
  "id": "edeb125a0fab91da81af802e9f83f9d736b72fd9",
  "repo": "prjxray",
  "revision": "95eb4f812b2f29ce74885abf8ecc69c72517d62f",
  "path": "minitests/litex/min/arty/verilog/mem.init"
}