)]}'
{
  "id": "84007bb9cba7c16106272463ae99857bf26949c0",
  "repo": "prjxray",
  "revision": "95eb4f812b2f29ce74885abf8ecc69c72517d62f",
  "path": "minitests/litex/min/arty/verilog/top.v"
}