)]}'
{
  "id": "d5e10db0b60bf3b1d8f585abc697f0feac3dacf0",
  "repo": "prjxray",
  "revision": "95eb4f812b2f29ce74885abf8ecc69c72517d62f",
  "path": "minitests/litex/min_ddr/arty/verilog/mem.init"
}