)]}'
{
  "id": "d5bbf5ee598f81c5f9ca91c3dd693df5f8c4e85b",
  "repo": "prjxray",
  "revision": "a9dfd0b229a795bc7e4ab5b8405f9b1bb3525120",
  "path": "minitests/litex_litedram/src.vivado/verilog/mem.init"
}