Google Git
Sign in
foss-fpga-tools/prjxray/ac25035fd4ecbc2f2401868a33e9dd3c8f156b41/./minitests/litex_litedram/src.yosys
tree: 6b289b973dd9b08a3c872867f3180980a5ae2cb6
  1. verilog/
  2. ExtractFrames.py
  3. Makefile
  4. mem.init
  5. mem_1.init
  6. synth.ys
  7. top.tcl
  8. top.xdc
Powered by Gitiles| Privacy| Termstxt json