Sign in
foss-fpga-tools
/
prjxray
/
b04ac0036508d86c2c463ef3adf70b9193af5806
/
.
/
minitests
/
litex
/
uart_ddr
/
arty
/
src.yosys
tree: ddacd9cdeb1ddc5eeaae4e2e7a31b393ba1e8fb2
mem.init
⇨
../generated/mem.init
mem_1.init
⇨
../generated/mem_1.init
Makefile
synth.ys
top.tcl