Google Git
Sign in
foss-fpga-tools/prjxray/b04ac0036508d86c2c463ef3adf70b9193af5806/./minitests/litex/uart_ddr/arty/src.yosys
tree: ddacd9cdeb1ddc5eeaae4e2e7a31b393ba1e8fb2
  1. mem.init ⇨ ../generated/mem.init
  2. mem_1.init ⇨ ../generated/mem_1.init
  3. Makefile
  4. synth.ys
  5. top.tcl
Powered by Gitiles| Privacy| Termstxt json