)]}'
{
  "id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391",
  "repo": "prjxray",
  "revision": "bb7d53d2049754ac3568719c09484d2d66e4a48d",
  "path": "minitests/litex/min_ddr/arty/verilog/mem_1.init"
}