)]}'
{
  "id": "7ad03d3510a006efdbe9a5f6ab3b0b899fde85aa",
  "repo": "prjxray",
  "revision": "ce09bfb56e147539bd50d61a00b73398be6a7c1c",
  "path": "minitests/litex/min/arty/verilog/mem_2.init"
}