Sign in
foss-fpga-tools
/
prjxray
/
dc57828773d697d64d3e303eac8f57a0a581fc5d
/
.
/
minitests
/
litex
/
min_ddr
/
arty
/
src.yosys
/
mem_1.init
Symbolic link to
../verilog/mem_1.init