)]}'
{
  "id": "6b289b973dd9b08a3c872867f3180980a5ae2cb6",
  "entries": [
    {
      "mode": 33261,
      "type": "blob",
      "id": "dd6406e6b11ccd211c8304ae1130bc569ec16d83",
      "name": "ExtractFrames.py"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "f49102ddf7dc5d458aa293e2bcf97ea16154f770",
      "name": "Makefile"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "d5bbf5ee598f81c5f9ca91c3dd693df5f8c4e85b",
      "name": "mem.init"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391",
      "name": "mem_1.init"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "e34299300d9d3dbd5460e590d1fa51de5c81cbfe",
      "name": "synth.ys"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "bf3144c5ac9192cf5abc2e07e0a9a5a22a495dc2",
      "name": "top.tcl"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "88b4268dcd85f7dbb12a8a85f7401311501c6424",
      "name": "top.xdc"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "ad116a0d8361e0129916e28cacda2cbe7e39eed4",
      "name": "verilog"
    }
  ]
}