Google Git
Sign in
foss-fpga-tools / prjxray / f22a7ce196998e5bda37ede9e7f9e6e9aa7abf72 / . / minitests / litex / src.yosys
tree: fc36c41bb7a5193a11ed968a96a125a83e49e3da [path history] [tgz]
  1. Makefile
  2. mem.init
  3. mem_1.init
  4. missing_bit_report.py
  5. synth.ys
  6. top.tcl
  7. top.v
  8. top.xdc
  9. VexRiscv_Linux.v