)]}'
{
  "id": "6ed8c8fcdf8d5fea80f1b8815ff80227bc1f341b",
  "repo": "prjxray",
  "revision": "f42e522731016ae8723365a7fe6feb72ee0fea1b",
  "path": "minitests/litex/min_ddr/arty/verilog/VexRiscv_Lite.v"
}