)]}'
{
  "id": "bf52ef90bfda3ac9aecf382d463930a52b95b01c",
  "repo": "prjxray",
  "revision": "f42e522731016ae8723365a7fe6feb72ee0fea1b",
  "path": "minitests/litex/min_ddr/arty/verilog/top.v"
}