)]}'
{
  "id": "6ed8c8fcdf8d5fea80f1b8815ff80227bc1f341b",
  "repo": "prjxray",
  "revision": "f7a17050466c0960eedd20f263175b7038a0f393",
  "path": "minitests/litex/min/arty/verilog/VexRiscv_Lite.v"
}