)]}'
{
  "id": "bf52ef90bfda3ac9aecf382d463930a52b95b01c",
  "repo": "prjxray",
  "revision": "f7a17050466c0960eedd20f263175b7038a0f393",
  "path": "minitests/litex/min_ddr/arty/verilog/top.v"
}