Sign in
foss-fpga-tools
/
prjxray
/
1ddda8f79bb630646403d02ff3f0f97660f0df50
/
.
/
minitests
/
clb-bused
/
README.md
blob: 3d80ba09489fb26e332f611257ac1c39aed9d7fe [
file
] [
view
]
# CLB_BUSED Minitest
## Purpose
Tests
for
BUSED bit
## Result
However
got
this
```
seg SEG_CLBLL_R_X13Y101
bit 30_24
seg SEG_CLBLL_R_X13Y100
bit 30_24
```
which seems to indicate there
is
no
such bit
,
or
it was rolled
into
PIP stuff already