Sign in
foss-fpga-tools
/
prjxray
/
5b74b282c2a3228b3d17f10bfcde5e6dce86cda1
/
.
/
minitests
/
clb_bused
/
README.md
blob: f41c0d58acde2205f3bc7fadbee06ac07db16ccf [
file
] [
log
] [
blame
] [
view
]
Tests
for
BUSED bit
However
got
this
seg SEG_CLBLL_R_X13Y101
bit
30
_24
seg SEG_CLBLL_R_X13Y100
bit
30
_24
which seems to indicate there
is
no
such bit
,
or
it was rolled
into
PIP stuff already