Sign in
foss-fpga-tools
/
prjxray
/
fecc75d0de9fcd1edd8116d366b2db99ff2750f1
/
.
/
minitests
/
srl
/
README.md
blob: c634fe1a33add059dbecbe81888e07dd7c30fac5 [
file
] [
log
] [
blame
] [
view
]
# Minitests for SRLs
This
is
a minitest
for
various SRL configurations
.
Uses
Yosys
to generate EDIF which
is
then
P
&
R
'd by Vivado. The makefile also invokes bit2fasm and segprint