Merge pull request #34 from antmicro/clock_detection Enchance clock detection
Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.
Documentation can be found at https://python-symbiflow-v2x.readthedocs.io/en/latest/