utils: correct mux_gen select width (reduce by 1) Signed-off-by: Jeffrey Elms <elmsfu@freshred.net>
Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.