travis: remove python 2.7 and 3.4, add 3.7 Signed-off-by: Karol Gugala <kgugala@antmicro.com>
Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.