.. Examples from the Verilog to Routing documentation / tutorials.

Verilog to Routing
==================

Primitive Block Timing Modeling Tutorial
----------------------------------------

.. toctree::

  vtr/lutff-pair.md
  vtr/full-adder.md
  vtr/dff.md