Added tests for "input" and "output" class. Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.