)]}'
{
  "id": "8615a53713c4c57a1c6772a811677f7b3a6c6a18",
  "repo": "symbiflow-docs",
  "revision": "4ec8448a4cb6a00a54a9b67bfb87fbaa2ff9e7e4",
  "path": "f4pga/utils/quicklogic/pp3/verilogmodule.py"
}