)]}'
{
  "id": "580e1b7700ed597303d17478638b8e844b89d4d2",
  "repo": "symbiflow-docs",
  "revision": "622e17bfd1b0eebcc7f270686f686047d648cd47",
  "path": "f4pga/utils/quicklogic/pp3/verilogmodule.py"
}