)]}'
{
  "id": "f39916f15ad85423cc7ec4b19bf9d72de7e32c8f",
  "repo": "symbiflow-docs",
  "revision": "622e17bfd1b0eebcc7f270686f686047d648cd47",
  "path": "f4pga/utils/quicklogic/yosys_fixup_cell_names.py"
}
