)]}'
{
  "id": "f39916f15ad85423cc7ec4b19bf9d72de7e32c8f",
  "repo": "symbiflow-docs",
  "revision": "aefaa81f23c22eea7a7038c42c4cf1a0191f0395",
  "path": "f4pga/utils/quicklogic/yosys_fixup_cell_names.py"
}