Google Git
Sign in
foss-fpga-tools/third_party/Surelog/1c596881d1a7fc4baa7972b1f16b2e3d461aa200/./src/Testcases/YosysTests/architecture/synth_xilinx_dsp
tree: f31ac0a744a07da6443f2fd284411929f8021dfd [path history] [tgz]
  1. assert_area.py
  2. generate_macc.py
  3. generate_mul.py
  4. generate_muladd.py
  5. macc_25s_18s__49bitaccum.v
  6. mul_25s_18s_keepABP_.v
  7. mul_32_32_keepB_.v
  8. run-test.sh
  9. ug901a.v
  10. ug901b.v