Google GitGoogle Git
Sign in
foss-fpga-tools/third_party/Surelog/4a79a47b7dd03dd4b2776ee40322b0149935d234/./src/Testcases/YosysTests/bigsim/navre
tree: c30b2f3b5c2051a70581bac8571b241bbf045918
  1. rtl/
  2. sim/
  3. config
  4. README.md
src/Testcases/YosysTests/bigsim/navre/README.md

The Navré AVR clone (8-bit RISC) https://opencores.org/project/navre