src/Testcases/YosysBigSim/verilog-pong/slpp_unit/surelog.log

********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Nov 13 2019
DATE   : 2019-11-13.17:15:00
COMMAND: -writepp -parse -mt max -nopython -fileunit rtl/data.v rtl/debounce.v rtl/front_rom.v rtl/pong_graph.v rtl/text_graph.v rtl/top.v rtl/vga_sync.v sim/bench.v +incdir+./rtl/+./sim/ -nobuiltin -nocache

[INFO :CM0023] Creating log file ./slpp_unit/surelog.log.

[INFO :CM0024] Executing with 4 threads.

[INFO :CM0020] Separate compilation-unit mode is on.

[WARNI:PP0103] sim/bench.v:5 Undefining an unknown macro "WRITE_FRAMES_PPM".

[WARNI:PA0205] rtl/front_rom.v:1 No timescale set for "font_rom".

[WARNI:PA0205] rtl/text_graph.v:1 No timescale set for "text_graph".

[WARNI:PA0205] rtl/vga_sync.v:1 No timescale set for "vga_sync".

[WARNI:PA0205] sim/bench.v:7 No timescale set for "testbench".

[INFO :CP0300] Compilation...

[INFO :CP0303] rtl/debounce.v:2 Compile module "work@debounce".

[INFO :CP0303] rtl/text_graph.v:1 Compile module "work@text_graph".

[INFO :CP0303] rtl/front_rom.v:1 Compile module "work@font_rom".

[INFO :CP0303] rtl/pong_graph.v:2 Compile module "work@pong_graph".

[INFO :CP0303] rtl/vga_sync.v:1 Compile module "work@vga_sync".

[INFO :CP0303] sim/bench.v:7 Compile module "work@testbench".

[INFO :CP0303] rtl/top.v:2 Compile module "work@top".

[NOTE :CP0309] rtl/top.v:6 Implicit port type (wire) for "vsync".

[NOTE :CP0309] rtl/pong_graph.v:8 Implicit port type (wire) for "hit_left",
there are 2 more instances of this message.

[NOTE :CP0309] rtl/vga_sync.v:4 Implicit port type (wire) for "vsync",
there are 3 more instances of this message.

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] sim/bench.v:7 Top level module "work@testbench".

[WARNI:EL0505] rtl/data.v:1 Multiply defined module "work@font_rom",
               rtl/front_rom.v:1 previous definition.

[NOTE :EL0508] Nb Top level modules: 1.

[NOTE :EL0509] Max instance depth: 4.

[NOTE :EL0510] Nb instances: 10.

[NOTE :EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 8

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************