Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
b33803e3de1b686792c09675e85fc5f919905e20
/
.
/
src
/
Testcases
/
YosysTests
/
misc
/
scripts
/
design_copy_from.ys
blob: 671922520290637f3f06e5e35cb077ba4af4eed5 [
file
] [
log
] [
blame
]
read_verilog
-
sv
../
top
.
v
proc
design
-
save first
tee
-
o result
.
log design
-
copy
-
from
first top
