Google Git
Sign in
foss-fpga-tools/third_party/Surelog/d4bc91e228686cd8ec9eee019b4f0db9b7bc26cb/./SVIncCompil/Testcases/YosysTests/architecture/synth_ice40_mem
tree: d4c46b6621a124bdd80a0c2b57b2c888b11b6c55 [path history] [tgz]
  1. init.txt
  2. testbench.v
  3. top.v